WebKit/Source/JavaScriptCore/assembler/ARM64Assembler.h at main · WebKit/WebKit · GitHub

History

5021 lines (4316 loc) · 185 KB

Raw

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

890

891

892

893

894

895

896

897

898

899

900

901

902

903

904

905

906

907

908

909

910

911

912

913

914

915

916

917

918

919

920

921

922

923

924

925

926

927

928

929

930

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

* Redistribution and use in source and binary forms, with or without

* modification, are permitted provided that the following conditions

* are met:

* 1. Redistributions of source code must retain the above copyright

* notice, this list of conditions and the following disclaimer.

* 2. Redistributions in binary form must reproduce the above copyright

* notice, this list of conditions and the following disclaimer in the

* documentation and/or other materials provided with the distribution.

* THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS'' AND ANY

* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR

* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR

* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,

* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,

* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR

* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY

* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#pragma once

#include <wtf/Platform.h>

#if ENABLE(ASSEMBLER) && CPU(ARM64)

#include <JavaScriptCore/ARM64Registers.h>

#include <JavaScriptCore/AssemblerBuffer.h>

#include <JavaScriptCore/AssemblerCommon.h>

#include <JavaScriptCore/CPU.h>

#include <JavaScriptCore/JSCPtrTag.h>

#include <JavaScriptCore/SIMDInfo.h>

#include <limits.h>

#include <wtf/Assertions.h>

#include <wtf/Vector.h>

#include <stdint.h>

#if OS(FUCHSIA)

#include <zircon/syscalls.h>

#endif

#define CHECK_DATASIZE_OF(datasize) static_assert(datasize == 32 || datasize == 64)

#define CHECK_DATASIZE_OF_SIMD(datasize) static_assert(datasize == 32 || datasize == 64 || datasize == 128)

#define CHECK_DATASIZE_OF_FP(datasize) static_assert(datasize == 16 || datasize == 32 || datasize == 64)

#define CHECK_MEMOPSIZE_OF(size) static_assert(size == 8 || size == 16 || size == 32 || size == 64);

#define CHECK_MEMOPSIZE_OF_SIMD(size) static_assert(size == 8 || size == 16 || size == 32 || size == 64 || size == 128);

#define DATASIZE_OF(datasize) ((datasize == 64) ? Datasize_64 : ((datasize == 128) ? Datasize_128 : ((datasize == 16) ? Datasize_16 : Datasize_32)))

#define MEMOPSIZE_OF(datasize) ((datasize == 8 || datasize == 128) ? MemOpSize_8_or_128 : (datasize == 16) ? MemOpSize_16 : (datasize == 32) ? MemOpSize_32 : MemOpSize_64)

#define CHECK_DATASIZE() CHECK_DATASIZE_OF(datasize)

#define CHECK_DATASIZE_SIMD() CHECK_DATASIZE_OF_SIMD(datasize)

#define CHECK_DATASIZE_FP() CHECK_DATASIZE_OF_FP(datasize)

#define CHECK_MEMOPSIZE() CHECK_MEMOPSIZE_OF(datasize)

#define CHECK_MEMOPSIZE_SIMD() CHECK_MEMOPSIZE_OF_SIMD(datasize)

#define CHECK_VECTOR_DATASIZE() ASSERT(datasize == 64 || datasize == 128)

#define DATASIZE DATASIZE_OF(datasize)

#define MEMOPSIZE MEMOPSIZE_OF(datasize)

#define CHECK_FP_MEMOP_DATASIZE() ASSERT(datasize == 8 || datasize == 16 || datasize == 32 || datasize == 64 || datasize == 128)

#define MEMPAIROPSIZE_INT(datasize) ((datasize == 64) ? MemPairOp_64 : MemPairOp_32)

#define MEMPAIROPSIZE_FP(datasize) ((datasize == 128) ? MemPairOp_V128 : (datasize == 64) ? MemPairOp_V64 : MemPairOp_32)

WTF_ALLOW_UNSAFE_BUFFER_USAGE_BEGIN

namespace JSC {

static ALWAYS_INLINE bool is4ByteAligned(const void* ptr)

{

return !(reinterpret_cast<intptr_t>(ptr) & 0x3);

}

ALWAYS_INLINE bool isUInt5(int32_t value)

{

return !(value & ~0x1f);

}

class UInt5 {

public:

explicit UInt5(int value)

: m_value(value)

{

ASSERT(isUInt5(value));

}

operator int() { return m_value; }

private:

int m_value;

};

class UInt12 {

public:

explicit UInt12(int value)

: m_value(value)

{

ASSERT(isUInt12(value));

}

operator int() { return m_value; }

private:

int m_value;

};

class PostIndex {

public:

explicit PostIndex(int value)

: m_value(value)

{

ASSERT(isInt9(value));

}

operator int() { return m_value; }

private:

int m_value;

};

class PreIndex {

public:

explicit PreIndex(int value)

: m_value(value)

{

ASSERT(isInt9(value));

}

operator int() { return m_value; }

private:

int m_value;

};

class PairPostIndex {

public:

explicit PairPostIndex(int value)

: m_value(value)

{

ASSERT(isInt<11>(value));

}

operator int() { return m_value; }

private:

int m_value;

};

class PairPreIndex {

public:

explicit PairPreIndex(int value)

: m_value(value)

{

ASSERT(isInt<11>(value));

}

operator int() { return m_value; }

private:

int m_value;

};

typedef ARM64LogicalImmediate LogicalImmediate;

inline uint16_t getHalfword(uint64_t value, int which)

{

return value >> (which << 4);

}

namespace RegisterNames {

typedef enum : int8_t {

#define REGISTER_ID(id, name, r, cs) id,

FOR_EACH_GP_REGISTER(REGISTER_ID)

#undef REGISTER_ID

#define REGISTER_ALIAS(id, name, alias) id = alias,

FOR_EACH_REGISTER_ALIAS(REGISTER_ALIAS)

#undef REGISTER_ALIAS

InvalidGPRReg = -1,

} RegisterID;

typedef enum : int8_t {

#define REGISTER_ID(id, name) id,

FOR_EACH_SP_REGISTER(REGISTER_ID)

#undef REGISTER_ID

} SPRegisterID;

// ARM64 always has 32 FPU registers 128-bits each. See http://llvm.org/devmtg/2012-11/Northover-AArch64.pdf

// and Section 5.1.2 in http://infocenter.arm.com/help/topic/com.arm.doc.ihi0055b/IHI0055B_aapcs64.pdf.

typedef enum : int8_t {

#define REGISTER_ID(id, name, r, cs) id,

FOR_EACH_FP_REGISTER(REGISTER_ID)

#undef REGISTER_ID

InvalidFPRReg = -1,

} FPRegisterID;

static constexpr bool isSp(RegisterID reg) { return reg == sp; }

static constexpr bool isZr(RegisterID reg) { return reg == zr; }

} // namespace ARM64Registers

class ARM64Assembler {

public:

static constexpr size_t instructionSize = sizeof(unsigned);

typedef ARM64Registers::RegisterID RegisterID;

typedef ARM64Registers::SPRegisterID SPRegisterID;

typedef ARM64Registers::FPRegisterID FPRegisterID;

static constexpr RegisterID firstRegister() { return ARM64Registers::x0; }

static constexpr RegisterID lastRegister() { return ARM64Registers::sp; }

static constexpr unsigned numberOfRegisters() { return lastRegister() - firstRegister() + 1; }

static constexpr SPRegisterID firstSPRegister() { return ARM64Registers::pc; }

static constexpr SPRegisterID lastSPRegister() { return ARM64Registers::fpsr; }

static constexpr unsigned numberOfSPRegisters() { return lastSPRegister() - firstSPRegister() + 1; }

static constexpr FPRegisterID firstFPRegister() { return ARM64Registers::q0; }

static constexpr FPRegisterID lastFPRegister() { return ARM64Registers::q31; }

static constexpr unsigned numberOfFPRegisters() { return lastFPRegister() - firstFPRegister() + 1; }

static ASCIILiteral gprName(RegisterID id)

{

ASSERT(id >= firstRegister() && id <= lastRegister());

static constexpr ASCIILiteral nameForRegister[numberOfRegisters()] = {

#define REGISTER_NAME(id, name, r, cs) name,

FOR_EACH_GP_REGISTER(REGISTER_NAME)

#undef REGISTER_NAME

};

return nameForRegister[id];

}

static ASCIILiteral sprName(SPRegisterID id)

{

ASSERT(id >= firstSPRegister() && id <= lastSPRegister());

static constexpr ASCIILiteral nameForRegister[numberOfSPRegisters()] = {

#define REGISTER_NAME(id, name) name,

FOR_EACH_SP_REGISTER(REGISTER_NAME)

#undef REGISTER_NAME

};

return nameForRegister[id];

}

static ASCIILiteral fprName(FPRegisterID id)

{

ASSERT(id >= firstFPRegister() && id <= lastFPRegister());

static constexpr ASCIILiteral nameForRegister[numberOfFPRegisters()] = {

#define REGISTER_NAME(id, name, r, cs) name,

FOR_EACH_FP_REGISTER(REGISTER_NAME)

#undef REGISTER_NAME

};

return nameForRegister[id];

}

protected:

static constexpr bool isSp(RegisterID reg) { return ARM64Registers::isSp(reg); }

static constexpr bool isZr(RegisterID reg) { return ARM64Registers::isZr(reg); }

public:

ARM64Assembler()

: m_indexOfLastWatchpoint(INT_MIN)

, m_indexOfTailOfLastWatchpoint(INT_MIN)

{

m_jumpsToLink.reserveInitialCapacity(64);

}

AssemblerBuffer& buffer() LIFETIME_BOUND { return m_buffer; }

// (HS, LO, HI, LS) -> (AE, B, A, BE)

// (VS, VC) -> (O, NO)

typedef enum : uint8_t {

ConditionEQ,

ConditionNE,

ConditionHS, ConditionCS = ConditionHS,

ConditionLO, ConditionCC = ConditionLO,

ConditionMI,

ConditionPL,

ConditionVS,

ConditionVC,

ConditionHI,

ConditionLS,

ConditionGE,

ConditionLT,

ConditionGT,

ConditionLE,

ConditionAL,

ConditionInvalid

} Condition;

static Condition invert(Condition cond)

{

return static_cast<Condition>(cond ^ 1);

}

typedef enum {

LSL,

LSR,

ASR,

ROR

} ShiftType;

typedef enum {

UXTB,

UXTH,

UXTW,

UXTX,

SXTB,

SXTH,

SXTW,

SXTX

} ExtendType;

enum SetFlags {

DontSetFlags,

};

#define JUMP_ENUM_WITH_SIZE(index, value) (((value) << 4) | (index))

#define JUMP_ENUM_SIZE(jump) ((jump) >> 4)

enum JumpType : uint8_t { JumpFixed = JUMP_ENUM_WITH_SIZE(0, 0),

JumpNoCondition = JUMP_ENUM_WITH_SIZE(1, 1 * sizeof(uint32_t)),

JumpCondition = JUMP_ENUM_WITH_SIZE(2, 2 * sizeof(uint32_t)),

JumpCompareAndBranch = JUMP_ENUM_WITH_SIZE(3, 2 * sizeof(uint32_t)),

JumpTestBit = JUMP_ENUM_WITH_SIZE(4, 2 * sizeof(uint32_t)),

JumpNoConditionFixedSize = JUMP_ENUM_WITH_SIZE(5, 1 * sizeof(uint32_t)),

JumpConditionFixedSize = JUMP_ENUM_WITH_SIZE(6, 2 * sizeof(uint32_t)),

JumpCompareAndBranchFixedSize = JUMP_ENUM_WITH_SIZE(7, 2 * sizeof(uint32_t)),

JumpTestBitFixedSize = JUMP_ENUM_WITH_SIZE(8, 2 * sizeof(uint32_t)),

};

enum JumpLinkType : uint8_t {

LinkInvalid = JUMP_ENUM_WITH_SIZE(0, 0),

LinkJumpNoCondition = JUMP_ENUM_WITH_SIZE(1, 1 * sizeof(uint32_t)),

LinkJumpConditionDirect = JUMP_ENUM_WITH_SIZE(2, 1 * sizeof(uint32_t)),

LinkJumpCondition = JUMP_ENUM_WITH_SIZE(3, 2 * sizeof(uint32_t)),

LinkJumpCompareAndBranch = JUMP_ENUM_WITH_SIZE(4, 2 * sizeof(uint32_t)),

LinkJumpCompareAndBranchDirect = JUMP_ENUM_WITH_SIZE(5, 1 * sizeof(uint32_t)),

LinkJumpTestBit = JUMP_ENUM_WITH_SIZE(6, 2 * sizeof(uint32_t)),

LinkJumpTestBitDirect = JUMP_ENUM_WITH_SIZE(7, 1 * sizeof(uint32_t)),

};

enum BranchType : uint8_t {

BranchType_JMP,

BranchType_CALL,

BranchType_RET

};

enum class ThunkOrNot : uint8_t {

NotThunk = false,

Thunk = true,

};

class LinkRecord {

public:

LinkRecord(const ARM64Assembler* assembler, intptr_t from, intptr_t to, ThunkOrNot isThunk)

{

data.realTypes.m_from = from;

#if CPU(ARM64E)

data.realTypes.m_to = tagInt(to, static_cast<PtrTag>(from ^ std::bit_cast<intptr_t>(assembler)));

#else

UNUSED_PARAM(assembler);

data.realTypes.m_to = to;

#endif

data.realTypes.m_isThunk = isThunk;

data.realTypes.m_branchType = BranchType_CALL;

}

LinkRecord(const ARM64Assembler* assembler, intptr_t from, intptr_t to, JumpType type, Condition condition, ThunkOrNot isThunk)

{

data.realTypes.m_from = from;

#if CPU(ARM64E)

data.realTypes.m_to = tagInt(to, static_cast<PtrTag>(from ^ std::bit_cast<intptr_t>(assembler)));

#else

UNUSED_PARAM(assembler);

data.realTypes.m_to = to;

#endif

data.realTypes.m_type = type;

data.realTypes.m_condition = condition;

data.realTypes.m_isThunk = isThunk;

}

LinkRecord(const ARM64Assembler* assembler, intptr_t from, intptr_t to, JumpType type, Condition condition, bool is64Bit, RegisterID compareRegister, ThunkOrNot isThunk)

{

data.realTypes.m_from = from;

#if CPU(ARM64E)

data.realTypes.m_to = tagInt(to, static_cast<PtrTag>(from ^ std::bit_cast<intptr_t>(assembler)));

#else

UNUSED_PARAM(assembler);

data.realTypes.m_to = to;

#endif

data.realTypes.m_type = type;

data.realTypes.m_condition = condition;

data.realTypes.m_is64Bit = is64Bit;

data.realTypes.m_isThunk = isThunk;

data.realTypes.m_compareRegister = compareRegister;

}

LinkRecord(const ARM64Assembler* assembler, intptr_t from, intptr_t to, JumpType type, Condition condition, unsigned bitNumber, RegisterID compareRegister, ThunkOrNot isThunk)

{

data.realTypes.m_from = from;

#if CPU(ARM64E)

data.realTypes.m_to = tagInt(to, static_cast<PtrTag>(from ^ std::bit_cast<intptr_t>(assembler)));

#else

UNUSED_PARAM(assembler);

data.realTypes.m_to = to;

#endif

data.realTypes.m_type = type;

data.realTypes.m_condition = condition;

data.realTypes.m_bitNumber = bitNumber;

data.realTypes.m_isThunk = isThunk;

data.realTypes.m_compareRegister = compareRegister;

}

// We are defining a copy constructor and assignment operator

// because the ones provided by the compiler are not

// optimal. See https://bugs.webkit.org/show_bug.cgi?id=90930

LinkRecord(const LinkRecord& other)

{

data.copyTypes = other.data.copyTypes;

}

LinkRecord& operator=(const LinkRecord& other)

{

data.copyTypes = other.data.copyTypes;

return *this;

}

intptr_t from() const { return data.realTypes.m_from; }

void setFrom(const ARM64Assembler* assembler, intptr_t from)

{

#if CPU(ARM64E)

data.realTypes.m_to = tagInt(to(assembler), static_cast<PtrTag>(from ^ std::bit_cast<intptr_t>(assembler)));

#else

UNUSED_PARAM(assembler);

#endif

data.realTypes.m_from = from;

}

intptr_t to(const ARM64Assembler* assembler) const

{

#if CPU(ARM64E)

return untagInt(data.realTypes.m_to, static_cast<PtrTag>(data.realTypes.m_from ^ std::bit_cast<intptr_t>(assembler)));

#else

UNUSED_PARAM(assembler);

return data.realTypes.m_to;

#endif

}

JumpType type() const { return data.realTypes.m_type; }

JumpLinkType linkType() const { return data.realTypes.m_linkType; }

BranchType branchType() const { return data.realTypes.m_branchType; }

void setLinkType(JumpLinkType linkType) { ASSERT(data.realTypes.m_linkType == LinkInvalid); data.realTypes.m_linkType = linkType; }

Condition condition() const { return data.realTypes.m_condition; }

bool is64Bit() const { return data.realTypes.m_is64Bit; }

bool isThunk() const { return data.realTypes.m_isThunk == ThunkOrNot::Thunk; }

unsigned bitNumber() const { return data.realTypes.m_bitNumber; }

RegisterID compareRegister() const { return data.realTypes.m_compareRegister; }

private:

union {

struct RealTypes {

int64_t m_from { 0 };

int64_t m_to { 0 };

RegisterID m_compareRegister { ARM64Registers::InvalidGPRReg };

JumpType m_type : 8 { JumpNoCondition };

JumpLinkType m_linkType : 8 { LinkInvalid };

Condition m_condition : 4 { ConditionInvalid };

unsigned m_bitNumber : 6 { 0 };

bool m_is64Bit : 1 { false };

ThunkOrNot m_isThunk : 1 { ThunkOrNot::NotThunk };

BranchType m_branchType : 2 { BranchType_JMP };

} realTypes { };

struct CopyTypes {

#if OS(WINDOWS)

uint64_t content[5];

#else

uint64_t content[3];

#endif

} copyTypes;

static_assert(sizeof(RealTypes) <= sizeof(CopyTypes), "LinkRecord's CopyStruct size must be <= CopyStruct");

} data;

};

// bits(N) VFPExpandImm(bits(8) imm8);

// Encoding of floating point immediates is a litte complicated. Here's a

// high level description:

// +/-m*2-n where m and n are integers, 16 <= m <= 31, 0 <= n <= 7

// and the algirithm for expanding to a single precision float:

// return imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,5):imm8<5:0>:Zeros(19);

// The trickiest bit is how the exponent is handled. The following table

// may help clarify things a little:

// 654

// 100 01111100 124 -3 1020 01111111100

// 101 01111101 125 -2 1021 01111111101

// 110 01111110 126 -1 1022 01111111110

// 111 01111111 127 0 1023 01111111111

// 000 10000000 128 1 1024 10000000000

// 001 10000001 129 2 1025 10000000001

// 010 10000010 130 3 1026 10000000010

// 011 10000011 131 4 1027 10000000011

// The first column shows the bit pattern stored in bits 6-4 of the arm

// encoded immediate. The second column shows the 8-bit IEEE 754 single

// -precision exponent in binary, the third column shows the raw decimal

// value. IEEE 754 single-precision numbers are stored with a bias of 127

// to the exponent, so the fourth column shows the resulting exponent.

// From this was can see that the exponent can be in the range -3..4,

// which agrees with the high level description given above. The fifth

// and sixth columns shows the value stored in a IEEE 754 double-precision

// number to represent these exponents in decimal and binary, given the

// bias of 1023.

// Ultimately, detecting doubles that can be encoded as immediates on arm

// and encoding doubles is actually not too bad. A floating point value can

// be encoded by retaining the sign bit, the low three bits of the exponent

// and the high 4 bits of the mantissa. To validly be able to encode an

// immediate the remainder of the mantissa must be zero, and the high part

// of the exponent must match the top bit retained, bar the highest bit

// which must be its inverse.

template<int datasize>

static bool canEncodeFPImm(uint64_t u64)

{

if constexpr (datasize == 64) {

// Discard the sign bit, the low two bits of the exponent & the highest

// four bits of the mantissa.

// sign 1 bit, exponent 11 bits, mantissa 52 bits

uint64_t masked = u64 & 0b0'11111111100'0000111111111111111111111111111111111111111111111111ULL;

if (masked == 0b0'01111111100'0000000000000000000000000000000000000000000000000000ULL)

return true;

if (masked == 0b0'10000000000'0000000000000000000000000000000000000000000000000000ULL)

return true;

return false;

} else if constexpr (datasize == 32) {

// sign 1 bit, exponent 8 bits, mantissa 23 bits

uint32_t masked = static_cast<uint32_t>(u64) & 0b0'11111100'00001111111111111111111U;

if (masked == 0b0'01111100'00000000000000000000000U)

return true;

if (masked == 0b0'10000000'00000000000000000000000U)

return true;

return false;

} else {

// sign 1 bit, exponent 5 bits, mantissa 10 bits

uint16_t masked = static_cast<uint16_t>(u64) & 0b0'11100'0000111111U;

if (masked == 0b0'01100'0000000000U)

return true;

if (masked == 0b0'10000'0000000000U)

return true;

return false;

}

template<int datasize>

static bool canEncodePImmOffset(int32_t offset)

{

return isValidScaledUImm12<datasize>(offset);

}

static bool canEncodeSImmOffset(int32_t offset)

{

return isValidSignedImm9(offset);

}

protected:

template<int datasize>

int encodeFPImm(uint64_t u64)

{

ASSERT(canEncodeFPImm<datasize>(u64));

if constexpr (datasize == 64)

return (static_cast<int>(u64 >> 56) & 0x80) | (static_cast<int>(u64 >> 48) & 0x7f);

else if constexpr (datasize == 32)

return (static_cast<int>(u64 >> 24) & 0x80) | (static_cast<int>(u64 >> 19) & 0x7f);

else

return (static_cast<int>(u64 >> 8) & 0x80) | (static_cast<int>(u64 >> 6) & 0x7f);

}

template<int datasize>

int encodeShiftAmount(int amount)

{

ASSERT(!amount || datasize == (8 << amount));

return amount;

}

template<int datasize>

static int encodePositiveImmediate(unsigned pimm)

{

ASSERT(!(pimm & ((datasize / 8) - 1)));

return pimm / (datasize / 8);

}

enum Datasize : uint8_t {

Datasize_32 = 0,

Datasize_64 = 1,

Datasize_128 = 2,

Datasize_16 = 3,

};

enum MemOpSize : uint8_t {

MemOpSize_8_or_128 = 0,

MemOpSize_16 = 1,

MemOpSize_32 = 2,

MemOpSize_64 = 3,

};

enum AddOp {

AddOp_ADD,

AddOp_SUB

};

enum BitfieldOp {

BitfieldOp_SBFM,

BitfieldOp_BFM,

BitfieldOp_UBFM

};

enum DataOp1Source {

DataOp_RBIT,

DataOp_REV16,

DataOp_REV32,

DataOp_REV64,

DataOp_CLZ,

DataOp_CLS

};

enum DataOp2Source {

DataOp_UDIV = 2,

DataOp_SDIV = 3,

DataOp_LSLV = 8,

DataOp_LSRV = 9,

DataOp_ASRV = 10,

DataOp_RORV = 11

};

enum DataOp3Source {

DataOp_MADD = 0,

DataOp_MSUB = 1,

DataOp_SMADDL = 2,

DataOp_SMSUBL = 3,

DataOp_SMULH = 4,

DataOp_UMADDL = 10,

DataOp_UMSUBL = 11,

DataOp_UMULH = 12

};

enum ExcepnOp {

ExcepnOp_EXCEPTION = 0,

ExcepnOp_BREAKPOINT = 1,

ExcepnOp_HALT = 2,

ExcepnOp_DCPS = 5

};

enum FPCmpOp {

FPCmpOp_FCMP = 0x00,

FPCmpOp_FCMP0 = 0x08,

FPCmpOp_FCMPE = 0x10,

FPCmpOp_FCMPE0 = 0x18

};

enum FPCondCmpOp {

FPCondCmpOp_FCMP,

FPCondCmpOp_FCMPE

};

enum FPDataOp1Source {

FPDataOp_FMOV = 0,

FPDataOp_FABS = 1,

FPDataOp_FNEG = 2,

FPDataOp_FSQRT = 3,

FPDataOp_FCVT_toSingle = 4,

FPDataOp_FCVT_toDouble = 5,

FPDataOp_FCVT_toHalf = 7,

FPDataOp_FRINTN = 8,

FPDataOp_FRINTP = 9,

FPDataOp_FRINTM = 10,

FPDataOp_FRINTZ = 11,

FPDataOp_FRINTA = 12,

FPDataOp_FRINTX = 14,

FPDataOp_FRINTI = 15

};

enum FPDataOp2Source {

FPDataOp_FMUL,

FPDataOp_FDIV,

FPDataOp_FADD,

FPDataOp_FSUB,

FPDataOp_FMAX,

FPDataOp_FMIN,

FPDataOp_FMAXNM,

FPDataOp_FMINNM,

FPDataOp_FNMUL

};

enum FPDataOp4Source {

FPDataOp_FRINT32Z = 0b00,

FPDataOp_FRINT32X = 0b01,

FPDataOp_FRINT64Z = 0b10,

FPDataOp_FRINT64X = 0b11,

};

enum SIMD3Same {

SIMD_LogicalOp = 0x03

};

enum SIMD3SameLogical {

// This includes both the U bit and the "size" / opc for convience.

SIMD_LogicalOp_AND = 0x00,

SIMD_LogicalOp_BIC = 0x01,

SIMD_LogicalOp_ORR = 0x02,

SIMD_LogicalOp_ORN = 0x03,

SIMD_LogacalOp_EOR = 0x80,

SIMD_LogicalOp_BSL = 0x81,

SIMD_LogicalOp_BIT = 0x82,

SIMD_LogicalOp_BIF = 0x83,

};

enum FPIntConvOp {

FPIntConvOp_FCVTNS = 0x00,

FPIntConvOp_FCVTNU = 0x01,

FPIntConvOp_SCVTF = 0x02,

FPIntConvOp_UCVTF = 0x03,

FPIntConvOp_FCVTAS = 0x04,

FPIntConvOp_FCVTAU = 0x05,

FPIntConvOp_FMOV_QtoX = 0x06,

FPIntConvOp_FMOV_XtoQ = 0x07,

FPIntConvOp_FCVTPS = 0x08,

FPIntConvOp_FCVTPU = 0x09,

FPIntConvOp_FMOV_QtoX_top = 0x0e,

FPIntConvOp_FMOV_XtoQ_top = 0x0f,

FPIntConvOp_FCVTMS = 0x10,

FPIntConvOp_FCVTMU = 0x11,

FPIntConvOp_FCVTZS = 0x18,

FPIntConvOp_FCVTZU = 0x19,

};

enum LogicalOp {

LogicalOp_AND,

LogicalOp_ORR,

LogicalOp_EOR,

LogicalOp_ANDS

};

enum MemOp {

MemOp_STORE,

MemOp_LOAD,

MemOp_STORE_V128,

MemOp_LOAD_V128,

MemOp_PREFETCH = 2, // size must be 3

MemOp_LOAD_signed64 = 2, // size may be 0, 1 or 2

MemOp_LOAD_signed32 = 3 // size may be 0 or 1

};

enum MemPairOpSize {

MemPairOp_32 = 0,

MemPairOp_LoadSigned_32 = 1,

MemPairOp_64 = 2,

MemPairOp_V32 = MemPairOp_32,

MemPairOp_V64 = 1,

MemPairOp_V128 = 2

};

enum MoveWideOp {

MoveWideOp_N = 0,

MoveWideOp_Z = 2,

MoveWideOp_K = 3

};

enum LdrLiteralOp {

LdrLiteralOp_32BIT = 0,

LdrLiteralOp_64BIT = 1,

LdrLiteralOp_LDRSW = 2,

LdrLiteralOp_128BIT = 2

};

enum ExoticLoadFence {

ExoticLoadFence_None,

ExoticLoadFence_Acquire

};

enum ExoticLoadAtomic {

ExoticLoadAtomic_Link,

ExoticLoadAtomic_None

};

enum ExoticStoreFence {

ExoticStoreFence_None,

ExoticStoreFence_Release,

};

static unsigned memPairOffsetShift(bool V, MemPairOpSize size)

{

// return the log2 of the size in bytes, e.g. 64 bit size returns 3

if (V)

return size + 2;

return (size >> 1) + 2;

}

public:

// Integer Instructions:

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void adc(RegisterID rd, RegisterID rn, RegisterID rm)

{

CHECK_DATASIZE();

insn(addSubtractWithCarry(DATASIZE, AddOp_ADD, setFlags, rm, rn, rd));

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void add(RegisterID rd, RegisterID rn, UInt12 imm12, int shift = 0)

{

CHECK_DATASIZE();

ASSERT(!shift || shift == 12);

insn(addSubtractImmediate(DATASIZE, AddOp_ADD, setFlags, shift == 12, imm12, rn, rd));

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void add(RegisterID rd, RegisterID rn, RegisterID rm)

{

add<datasize, setFlags>(rd, rn, rm, LSL, 0);

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void add(RegisterID rd, RegisterID rn, RegisterID rm, ExtendType extend, int amount)

{

CHECK_DATASIZE_SIMD();

insn(addSubtractExtendedRegister(DATASIZE, AddOp_ADD, setFlags, rm, extend, amount, rn, rd));

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void add(RegisterID rd, RegisterID rn, RegisterID rm, ShiftType shift, int amount)

{

CHECK_DATASIZE();

if (isSp(rd) || isSp(rn)) {

ASSERT(shift == LSL);

ASSERT(!isSp(rm));

add<datasize, setFlags>(rd, rn, rm, UXTX, amount);

} else

insn(addSubtractShiftedRegister(DATASIZE, AddOp_ADD, setFlags, shift, rm, amount, rn, rd));

}

ALWAYS_INLINE void add(FPRegisterID rd, FPRegisterID rn, FPRegisterID rm)

{

insn(0b01'0'11110'11'1'00000'10000'1'00000'00000 | (rm << 16) | (rn << 5) | rd);

}

ALWAYS_INLINE void adr(RegisterID rd, int offset)

{

insn(pcRelative(false, offset, rd));

}

ALWAYS_INLINE void adrp(RegisterID rd, int offset)

{

ASSERT(!(offset & 0xfff));

insn(pcRelative(true, offset >> 12, rd));

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void and_(RegisterID rd, RegisterID rn, RegisterID rm)

{

and_<datasize, setFlags>(rd, rn, rm, LSL, 0);

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void and_(RegisterID rd, RegisterID rn, RegisterID rm, ShiftType shift, int amount)

{

CHECK_DATASIZE();

insn(logicalShiftedRegister(DATASIZE, setFlags ? LogicalOp_ANDS : LogicalOp_AND, shift, false, rm, amount, rn, rd));

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void and_(RegisterID rd, RegisterID rn, LogicalImmediate imm)

{

CHECK_DATASIZE();

insn(logicalImmediate(DATASIZE, setFlags ? LogicalOp_ANDS : LogicalOp_AND, imm.value(), rn, rd));

}

template<int datasize>

ALWAYS_INLINE void asr(RegisterID rd, RegisterID rn, int shift)

{

ASSERT(shift < datasize);

sbfm<datasize>(rd, rn, shift, datasize - 1);

}

template<int datasize>

ALWAYS_INLINE void asr(RegisterID rd, RegisterID rn, RegisterID rm)

{

asrv<datasize>(rd, rn, rm);

}

template<int datasize>

ALWAYS_INLINE void asrv(RegisterID rd, RegisterID rn, RegisterID rm)

{

CHECK_DATASIZE();

insn(dataProcessing2Source(DATASIZE, rm, DataOp_ASRV, rn, rd));

}

ALWAYS_INLINE void b()

{

insn(unconditionalBranchImmediate(false, 0));

}

ALWAYS_INLINE void b_cond(Condition cond, int32_t offset = 0)

{

ASSERT(!(offset & 3));

offset >>= 2;

ASSERT(offset == (offset << 13) >> 13);

insn(conditionalBranchImmediate(offset, cond));

}

template<int datasize>

ALWAYS_INLINE void bfc(RegisterID rd, int lsb, int width)

{

bfi<datasize>(rd, ARM64Registers::zr, lsb, width);

}

template<int datasize>

ALWAYS_INLINE void bfi(RegisterID rd, RegisterID rn, int lsb, int width)

{

bfm<datasize>(rd, rn, (datasize - lsb) & (datasize - 1), width - 1);

}

template<int datasize>

ALWAYS_INLINE void bfm(RegisterID rd, RegisterID rn, int immr, int imms)

{

CHECK_DATASIZE();

insn(bitfield(DATASIZE, BitfieldOp_BFM, immr, imms, rn, rd));

}

template<int datasize>

ALWAYS_INLINE void bfxil(RegisterID rd, RegisterID rn, int lsb, int width)

{

bfm<datasize>(rd, rn, lsb, lsb + width - 1);

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void bic(RegisterID rd, RegisterID rn, RegisterID rm)

{

bic<datasize, setFlags>(rd, rn, rm, LSL, 0);

}

template<int datasize, SetFlags setFlags = DontSetFlags>

ALWAYS_INLINE void bic(RegisterID rd, RegisterID rn, RegisterID rm, ShiftType shift, int amount)

{

CHECK_DATASIZE();

insn(logicalShiftedRegister(DATASIZE, setFlags ? LogicalOp_ANDS : LogicalOp_AND, shift, true, rm, amount, rn, rd));

}

ALWAYS_INLINE void bl()

{

insn(unconditionalBranchImmediate(true, 0));

}

ALWAYS_INLINE void blr(RegisterID rn)

{

insn(unconditionalBranchRegister(BranchType_CALL, rn));

}

ALWAYS_INLINE void br(RegisterID rn)

{

insn(unconditionalBranchRegister(BranchType_JMP, rn));

}

ALWAYS_INLINE void brk(uint16_t imm)

{

insn(excepnGeneration(ExcepnOp_BREAKPOINT, imm, 0));

}

ALWAYS_INLINE static bool isBrk(void* address)

{

int expected = excepnGeneration(ExcepnOp_BREAKPOINT, 0, 0);

int immediateMask = excepnGenerationImmMask();

int candidateInstruction = *reinterpret_cast<int*>(address);

return (candidateInstruction & ~immediateMask) == expected;

}

template<int datasize>

ALWAYS_INLINE void cbnz(RegisterID rt, int32_t offset = 0)

{

CHECK_DATASIZE();

ASSERT(!(offset & 3));

offset >>= 2;

insn(compareAndBranchImmediate(DATASIZE, true, offset, rt));

}

template<int datasize>

ALWAYS_INLINE void cbz(RegisterID rt, int32_t offset = 0)

{

CHECK_DATASIZE();

ASSERT(!(offset & 3));

offset >>= 2;

insn(compareAndBranchImmediate(DATASIZE, false, offset, rt));

}

template<int datasize>

ALWAYS_INLINE void ccmn(RegisterID rn, RegisterID rm, int nzcv, Condition cond)

{

CHECK_DATASIZE();

insn(conditionalCompareRegister(DATASIZE, AddOp_ADD, rm, cond, rn, nzcv));

}

template<int datasize>

ALWAYS_INLINE void ccmn(RegisterID rn, UInt5 imm, int nzcv, Condition cond)

{

CHECK_DATASIZE();

insn(conditionalCompareImmediate(DATASIZE, AddOp_ADD, imm, cond, rn, nzcv));

View remainder of file in raw view

WebKit/Source/JavaScriptCore/assembler/ARM64Assembler.h at main · WebKit/WebKit · GitHub

Navigation Menu

Uh oh!

WebKit/Source/JavaScriptCore/assembler/ARM64Assembler.h at main · WebKit/WebKit · GitHub

Navigation Menu

Uh oh!

Expand file tree

Breadcrumbs

ARM64Assembler.h

Latest commit

History

Breadcrumbs

ARM64Assembler.h

File metadata and controls

Footer

Footer navigation