FazBrowse GitHub Viewer
|
Trending
|
URL:
|
Home
Tools:
[Download Repo ZIP]
[View Raw Code]
[Original HTTPS Page]
WebKit/Source/JavaScriptCore/offlineasm/instructions.rb at main · WebKit/WebKit · GitHub
Uh oh!
There was an error while loading.
Please reload this page
.
WebKit
/
WebKit
Public
Notifications
You must be signed in to change notification settings
Fork
2.1k
Star
10.1k
Code
Pull requests
2.6k
Actions
Wiki
Security and quality
0
Insights
Additional navigation options
Code
Pull requests
Actions
Wiki
Security and quality
Insights
Expand file tree
Breadcrumbs
WebKit
/
Source
/
JavaScriptCore
/
offlineasm
/
instructions.rb
Copy path
More file actions
More file actions
Latest commit
History
History
History
527 lines (511 loc) · 10 KB
Breadcrumbs
WebKit
/
Source
/
JavaScriptCore
/
offlineasm
/
instructions.rb
Copy path
File metadata and controls
527 lines (511 loc) · 10 KB
Raw
Copy raw file
Download raw file
Open symbols panel
Edit and raw actions
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
# Copyright (C) 2011-2022 Apple Inc. All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY APPLE INC. AND ITS CONTRIBUTORS ``AS IS''
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR ITS CONTRIBUTORS
# BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
# THE POSSIBILITY OF SUCH DAMAGE.
require
"config"
require
"set"
# Interesting invariant, which we take advantage of: branching instructions
# always begin with "b", and no non-branching instructions begin with "b".
# Terminal instructions are "jmp" and "ret".
MACRO_INSTRUCTIONS
=
[
"emit"
,
"addi"
,
"andi"
,
"andf"
,
"andd"
,
"lshifti"
,
"lshiftp"
,
"lshiftq"
,
"muli"
,
"negi"
,
"negp"
,
"negq"
,
"noti"
,
"ori"
,
"orf"
,
"ord"
,
"orh"
,
"rshifti"
,
"urshifti"
,
"rshiftp"
,
"urshiftp"
,
"rshiftq"
,
"urshiftq"
,
"lrotatei"
,
"lrotateq"
,
"rrotatei"
,
"rrotateq"
,
"subi"
,
"xori"
,
"loadi"
,
"loadis"
,
"loadb"
,
"loadbsi"
,
"loadbsq"
,
"loadh"
,
"loadhsi"
,
"loadhsq"
,
"storei"
,
"storeh"
,
"storeb"
,
"transferi"
,
"transferq"
,
"transferp"
,
"loadf"
,
"loadd"
,
"loadv"
,
"moved"
,
"storef"
,
"stored"
,
"storev"
,
"addf"
,
"addd"
,
"divf"
,
"divd"
,
"subf"
,
"subd"
,
"mulf"
,
"muld"
,
"sqrtf"
,
"sqrtd"
,
"floorf"
,
"floord"
,
"roundf"
,
"roundd"
,
"truncatef"
,
"truncated"
,
"truncatef2i"
,
"truncatef2q"
,
"truncated2q"
,
"truncated2i"
,
"truncatef2is"
,
"truncated2is"
,
"truncatef2qs"
,
"truncated2qs"
,
"ci2d"
,
"ci2ds"
,
"ci2f"
,
"ci2fs"
,
"cq2f"
,
"cq2fs"
,
"cq2d"
,
"cq2ds"
,
"cd2f"
,
"cf2d"
,
"fq2d"
,
"fd2q"
,
"bdeq"
,
"bdneq"
,
"bdgt"
,
"bdgteq"
,
"bdlt"
,
"bdlteq"
,
"bdequn"
,
"bdnequn"
,
"bdgtun"
,
"bdgtequn"
,
"bdltun"
,
"bdltequn"
,
"bfeq"
,
"bfgt"
,
"bflt"
,
"bfgtun"
,
"bfgtequn"
,
"bfltun"
,
"bfltequn"
,
"btd2i"
,
"td2i"
,
"bcd2i"
,
"movdz"
,
"pop"
,
"popv"
,
"push"
,
"pushv"
,
"move"
,
"sxi2q"
,
"zxi2q"
,
"sxb2i"
,
"sxh2i"
,
"sxb2q"
,
"sxb2p"
,
"sxh2q"
,
"nop"
,
"bieq"
,
"bineq"
,
"bia"
,
"biaeq"
,
"bib"
,
"bibeq"
,
"bigt"
,
"bigteq"
,
"bilt"
,
"bilteq"
,
"bbeq"
,
"bbneq"
,
"bba"
,
"bbaeq"
,
"bbb"
,
"bbbeq"
,
"bbgt"
,
"bbgteq"
,
"bblt"
,
"bblteq"
,
"btis"
,
"btiz"
,
"btinz"
,
"btbs"
,
"btbz"
,
"btbnz"
,
"jmp"
,
"baddio"
,
"baddis"
,
"baddiz"
,
"baddinz"
,
"bsubio"
,
"bsubis"
,
"bsubiz"
,
"bsubinz"
,
"bmulio"
,
"bmulis"
,
"bmuliz"
,
"bmulinz"
,
"borio"
,
"boris"
,
"boriz"
,
"borinz"
,
"break"
,
"call"
,
"ret"
,
"cbeq"
,
"cbneq"
,
"cba"
,
"cbaeq"
,
"cbb"
,
"cbbeq"
,
"cbgt"
,
"cbgteq"
,
"cblt"
,
"cblteq"
,
"cieq"
,
"cineq"
,
"cia"
,
"ciaeq"
,
"cib"
,
"cibeq"
,
"cigt"
,
"cigteq"
,
"cilt"
,
"cilteq"
,
"tis"
,
"tiz"
,
"tinz"
,
"tbs"
,
"tbz"
,
"tbnz"
,
"tps"
,
"tpz"
,
"tpnz"
,
"peek"
,
"poke"
,
"bpeq"
,
"bpneq"
,
"bpa"
,
"bpaeq"
,
"bpb"
,
"bpbeq"
,
"bpgt"
,
"bpgteq"
,
"bplt"
,
"bplteq"
,
"addp"
,
"mulp"
,
"andp"
,
"orp"
,
"subp"
,
"xorp"
,
"loadp"
,
"cpeq"
,
"cpneq"
,
"cpa"
,
"cpaeq"
,
"cpb"
,
"cpbeq"
,
"cpgt"
,
"cpgteq"
,
"cplt"
,
"cplteq"
,
"storep"
,
"btps"
,
"btpz"
,
"btpnz"
,
"baddpo"
,
"baddps"
,
"baddpz"
,
"baddpnz"
,
"tqs"
,
"tqz"
,
"tqnz"
,
"bqeq"
,
"bqneq"
,
"bqa"
,
"bqaeq"
,
"bqb"
,
"bqbeq"
,
"bqgt"
,
"bqgteq"
,
"bqlt"
,
"bqlteq"
,
"addq"
,
"mulq"
,
"andq"
,
"orq"
,
"subq"
,
"xorq"
,
"loadq"
,
"cqeq"
,
"cqneq"
,
"cqa"
,
"cqaeq"
,
"cqb"
,
"cqbeq"
,
"cqgt"
,
"cqgteq"
,
"cqlt"
,
"cqlteq"
,
"storeq"
,
"btqs"
,
"btqz"
,
"btqnz"
,
"baddqo"
,
"baddqs"
,
"baddqz"
,
"baddqnz"
,
"bo"
,
"bs"
,
"bz"
,
"bnz"
,
"leai"
,
"leap"
,
"memfence"
,
"tagCodePtr"
,
"tagReturnAddress"
,
"untagReturnAddress"
,
"removeCodePtrTag"
,
"untagArrayPtr"
,
"removeArrayPtrTag"
,
"tzcnti"
,
"tzcntq"
,
"lzcnti"
,
"lzcntq"
,
"absf"
,
"absd"
,
"negf"
,
"negd"
,
"ceilf"
,
"ceild"
,
"cfeq"
,
"cdeq"
,
"cfneq"
,
"cfnequn"
,
"cdneq"
,
"cdnequn"
,
"cflt"
,
"cdlt"
,
"cflteq"
,
"cdlteq"
,
"cfgt"
,
"cdgt"
,
"cfgteq"
,
"cdgteq"
,
"fi2f"
,
"ff2i"
,
"tls_loadp"
,
"tls_storep"
,
]
X86_INSTRUCTIONS
=
[
"cdqi"
,
"idivi"
,
"udivi"
,
"cqoq"
,
"idivq"
,
"udivq"
,
"notq"
,
"atomicxchgaddb"
,
"atomicxchgaddh"
,
"atomicxchgaddi"
,
"atomicxchgaddq"
,
"atomicxchgsubb"
,
"atomicxchgsubh"
,
"atomicxchgsubi"
,
"atomicxchgsubq"
,
"atomicxchgb"
,
"atomicxchgh"
,
"atomicxchgi"
,
"atomicxchgq"
,
"batomicweakcasb"
,
"batomicweakcash"
,
"batomicweakcasi"
,
"batomicweakcasq"
,
"atomicweakcasb"
,
"atomicweakcash"
,
"atomicweakcasi"
,
"atomicweakcasq"
,
"atomicloadb"
,
"atomicloadh"
,
"atomicloadi"
,
"atomicloadq"
,
"fence"
,
"adcq"
,
"sbcq"
,
"umulhq"
,
"smulhq"
,
]
X86_SIMD_INSTRUCTIONS
=
[
]
ARM64_INSTRUCTIONS
=
[
"bfiq"
,
# Bit field insert <source reg> <last bit written> <width immediate> <dest reg>
"pcrtoaddr"
,
# Address from PC relative offset - adr instruction
"globaladdr"
,
"notq"
,
"loadqinc"
,
"loadlinkacqb"
,
"loadlinkacqh"
,
"loadlinkacqi"
,
"loadlinkacqq"
,
"storecondrelb"
,
"storecondrelh"
,
"storecondreli"
,
"storecondrelq"
,
"fence"
,
# They are available only if Atomic LSE is supported.
"atomicxchgaddb"
,
"atomicxchgaddh"
,
"atomicxchgaddi"
,
"atomicxchgaddq"
,
"atomicxchgclearb"
,
"atomicxchgclearh"
,
"atomicxchgcleari"
,
"atomicxchgclearq"
,
"atomicxchgorb"
,
"atomicxchgorh"
,
"atomicxchgori"
,
"atomicxchgorq"
,
"atomicxchgxorb"
,
"atomicxchgxorh"
,
"atomicxchgxori"
,
"atomicxchgxorq"
,
"atomicxchgb"
,
"atomicxchgh"
,
"atomicxchgi"
,
"atomicxchgq"
,
"atomicweakcasb"
,
"atomicweakcash"
,
"atomicweakcasi"
,
"atomicweakcasq"
,
"atomicloadb"
,
"atomicloadh"
,
"atomicloadi"
,
"atomicloadq"
,
"loadpairq"
,
"loadpairp"
,
"loadpairi"
,
"storepairq"
,
"storepairp"
,
"storepairi"
,
"loadpaird"
,
"storepaird"
,
"loadpairv"
,
"storepairv"
,
"addlshiftp"
,
"addqs"
,
"subqs"
,
"adcq"
,
"sbcq"
,
"smulhq"
,
"umulhq"
]
ARM64_SIMD_INSTRUCTIONS
=
[
"umovb"
,
"umovh"
,
"umovi"
,
"umovq"
,
]
RISC_INSTRUCTIONS
=
[
"smulli"
,
# Multiply two 32-bit words and produce a 64-bit word
"umulli"
,
# Multiply two 32-bit words and produce a 64-bit word
"addis"
,
# Add integers and set a flag.
"subis"
,
# Same, but for subtraction.
"oris"
,
# Same, but for bitwise or.
"addps"
,
# addis but for pointers.
"divi"
,
"divis"
,
"divq"
,
"divqs"
,
"remi"
,
"remis"
,
"remq"
,
"remqs"
]
MIPS_INSTRUCTIONS
=
[
"la"
,
"movz"
,
"movn"
,
"setcallreg"
,
"slt"
,
"sltu"
,
"pichdr"
]
CXX_INSTRUCTIONS
=
[
"cloopCrash"
,
# no operands
"cloopCallJSFunction"
,
# operands: callee
"cloopCallNative"
,
# operands: callee
"cloopCallSlowPath"
,
# operands: callTarget, currentFrame, currentPC
"cloopCallSlowPathVoid"
,
# operands: callTarget, currentFrame, currentPC
"cloopCallSlowPath3"
,
# operands: callTarget, a0, a1, a2
"cloopCallSlowPath4"
,
# operands: callTarget, a0, a1, a2, a3
# For debugging only:
# Takes no operands but simply emits whatever follows in // comments as
# a line of C++ code in the generated LLIntAssembly.h file. This can be
# used to insert instrumentation into the interpreter loop to inspect
# variables of interest. Do not leave these instructions in production
# code.
"cloopDo"
,
# no operands
]
INSTRUCTIONS
=
MACRO_INSTRUCTIONS
+
X86_INSTRUCTIONS
+
X86_SIMD_INSTRUCTIONS
+
ARM64_INSTRUCTIONS
+
ARM64_SIMD_INSTRUCTIONS
+
RISC_INSTRUCTIONS
+
MIPS_INSTRUCTIONS
+
CXX_INSTRUCTIONS
INSTRUCTION_SET
=
INSTRUCTIONS
.
to_set
def
isBranch
(
instruction
)
instruction
=~
/^b/
end
def
hasFallThrough
(
instruction
)
instruction
!=
"ret"
and
instruction
!=
"jmp"
end
def
isPowerOfTwo
(
value
)
return
false
if
value
<=
0
(
value
&
(
value
-
1
)
)
.
zero?
end
Back
|
FazBrowse Home
|
New Git URL