[styx] Enable feedback clock in preset.xml else uboot fails to identi… · jianggoodman/samplecode@2a102d6 · GitHub

1. jianggoodman
2. samplecode

Repository navigation

• Code
• Pull requests
• Actions
• Projects
• Wiki
• Security and quality
• Insights

Commit 2a102d6

Browse filesBrowse the repository at this point in the historyBrowse files

rohit-numato

committed

[styx] Enable feedback clock in preset.xml else uboot fails to identify flash and boot linux

1 parent b4fc6a0 commit 2a102d6
Copy full SHA for 2a102d6

1 file changed

+1Lines changed: 1 addition & 0 deletions

File tree

Expand file treeCollapse file tree

Open diff view settings

Filter options

• FPGA/numatoVivadoBSP/styx/1.0
  • preset.xml

Expand file treeCollapse file tree

Open diff view settings

Collapse file

‎FPGA/numatoVivadoBSP/styx/1.0/preset.xml‎

Copy file name to clipboardExpand all lines: FPGA/numatoVivadoBSP/styx/1.0/preset.xml

+1Lines changed: 1 addition & 0 deletions

Original file line number	Diff line number	Diff line change
@@ -14,6 +14,7 @@
14	14
15	15	<user_parameter name="CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE" value="1"/>
16	16	<user_parameter name="CONFIG.PCW_QSPI_PERIPHERAL_ENABLE" value="1"/>
	17	+ <user_parameter name="CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE" value="1"/>
17	18
18	19	<user_parameter name="CONFIG.PCW_SD0_PERIPHERAL_ENABLE" value="1"/>
19	20	<user_parameter name="CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ" value="100"/>

0 commit comments

Comments

0 (0)