FakeRAM2.0 aims to build a fake memory compiler which can be used by Physical Design research teams to get memory models (Liberty, LEF and Verilog) compatible with the PDK of their choice.

Inputs : configuration file eg. example_input_file.cfg
Run command : python run.py <example_input_file name>