| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Original HTTPS Page] |
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this userβs behavior. Learn more about reporting abuse.
Report abuse
ECE Undergraduate @ NIT Warangal
Low-level thinker. Hardware-first mindset. Architecture obsessed
π₯π§π¨π©π¦πͺβ¬β¬
π§© Engineering sophomore obsessed with how things actually work
π© I operate close to silicon and system level, timing paths and architectural bottlenecks
π¦ Computer Architecture
π¦ Verilog
π¦ FPGA Architecture
π¦ Timing & Resource Analysis
π¨ C / C++
π¨ Python (modeling & validation)
π¨ MATLAB
π¨ Linux
π¨ Git
β‘ Deepening architecture-level ML understanding
β‘ Translating research ideas into RTL
β‘ Long-term: systems research
π΄π π‘π’π΅π£β«βͺ
Forked from FrenzyExists/Computer-Architecture-Project-SPARC
Final Project of the Computer Architecture (ICOM4215) course, Spring 2023. The project documents the journey of three students learning the basics of the vast world of FPGAs and hardware design in β¦
Verilog 1
Perceptron-Based Dynamic Branch Prediction with Trace-Driven Evaluation (Self-Project)
Verilog 1
Forked from nxbyte/Verilog-Projects
This repository contains source code for past labs and projects involving FPGA and Verilog based designs
Verilog
| Back | FazBrowse Home | New Git URL |