| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Original HTTPS Page] |
ChipForge (SN84) introduces the first digital design subnet for decentralized hardware innovation. This subnet enables miners to compete in designing real silicon. Processor development is organize…
EDA server for simulating and validating hardware designs described in Verilog/SystemVerilog, focusing on functionality, performance, area, and power evaluation.
Python 1
Open-source RISC-V processor core with hardware cryptography acceleration, developed through decentralized hardware competitions on Bittensor Subnet 84 (ChipForge).
SystemVerilog 1
EDA server for simulating and validating hardware designs described in Verilog/SystemVerilog, focusing on functionality, performance, area, and power evaluation.
Pure-Python RISC-V instruction generator with built-in functional coverage, auto-regression, and CI-ready dashboards.
ChipForge (SN84) introduces the first digital design subnet for decentralized hardware innovation. This subnet enables miners to compete in designing real silicon. Processor development is organized into on-chain challenges — spanning AI accelerators, cryptographic modules, mini-GPUs, and other critical components.
Open-source RISC-V processor core with hardware cryptography acceleration, developed through decentralized hardware competitions on Bittensor Subnet 84 (ChipForge).
A machine learning accelerator core designed for energy-efficient AI at the edge.
This organization has no public members. You must be a member to see who’s a part of this organization.
Loading…
Loading…
| Back | FazBrowse Home | New Git URL |