VLSI Design & Automation Group
UC Santa Cruz VLSI Design and Automation research lab
- 256 followers
- Santa Cruz, CA
- http://vlsida.github.io
- mrg+vlsida@ucsc.edu
Pinned Loading
Repositories
Loading
Type
Select type
Language
All
Public
Sources
Forks
Archived
Mirrors
Templates
Select language
Sort
All
C++
Dockerfile
HCL
Makefile
Python
Ruby
Shell
SourcePawn
Tcl
Verilog
Select order
Last updated
Name
Stars
Showing 10 of 41 repositories
- HighTide Public
- OpenROAD Public Forked from The-OpenROAD-Project/OpenROAD
OpenROAD's unified application implementing an RTL-to-GDS Flow
- bsg_fakeram Public Forked from bespoke-silicon-group/bsg_fakeram
fakeram generator for use by researchers who do not have access to commercial ram generators
- vlsida-skills Public
Claude Code skills for EDA tooling, cloud infrastructure, and research computing
- OpenROAD-flow-scripts Public Forked from The-OpenROAD-Project/OpenROAD-flow-scripts
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
- chip-tutorials Public
- sky130_fd_bd_sram Public
Top languages
Loading…
Most used topics
Loading…