FazBrowse GitHub Viewer | Trending |
URL:
| Home
Tools: [Original HTTPS Page]

ayoub-ac (Ayoub Achour) · GitHub

Overview Repositories 20 Projects Packages Stars
  • Spain

Block or report ayoub-ac

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Close all issues, pull requests, and discussions opened by this user Content in all repositories owned by your account will be closed.
Add an optional note
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. keccak-fpga-core keccak-fpga-core Public

    Keccak/SHA-3 family IP core in SystemVerilog. FIPS-202 + Ethereum Keccak-256 compliant, dual-licensed.

    SystemVerilog 2

  2. spi-fpga-core spi-fpga-core Public

    SPI master+slave IP core in SystemVerilog. All 4 modes (CPOL/CPHA), parametrizable bit-width, FIFO, optional AXI4-Lite wrapper.

    SystemVerilog 2

  3. aes128-fpga-core aes128-fpga-core Public

    AES-128 IP core in SystemVerilog. FIPS-197 compliant, dual-licensed, with secure (DPA-resistant) and pipelined variants.

    C++ 1

  4. jtag-finder jtag-finder Public

    Open-source JTAG and SWD pinout discoverer for STM32G431RB Nucleo. Bare-metal C in 5.9 KB, 70 integration tests. JTAGulator-style brute-force IDCODE / DPIDR scan.

    Python 1

  5. cryptopals-c cryptopals-c Public

    Cryptopals Crypto Challenges - Sets 1, 2, 3 in C

    C

  6. aes256-fpga-core aes256-fpga-core Public

    AES-256 FPGA IP core in SystemVerilog. FIPS-197 compliant, NIST-validated, dual-licensed.

    C++

Back | FazBrowse Home | New Git URL