| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Original HTTPS Page] |
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseA passionate hardware design engineer with a background in FPGA design, SoC integration, and processor architectures. I hold an Integrated Master’s degree in Electrical and Computer Engineering from Aristotle University of Thessaloniki (AUTH) and am currently pursuing a Master’s in Computer Science at the University of Crete.
These scripts are used in a Vivado project, to implement jtag to axi transactions.
Tcl 2
This is a university project. It is an implementation ant testing of MIPS processor in verilog.
C 1
Lab reports, along with code samples and statistics for the Advanced Computer Architecture course
Shell
Lab reports, along with code samples and statistics for the Advanced Computer Architecture course
C
| Back | FazBrowse Home | New Git URL |