| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Original HTTPS Page] |
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseBackend Developer 💻 | Aspiring Hardware Engineer ⚙️ | CSE Undergrad @ UoM 🎓
A small 4-bit nanoprocessor designed in VHDL for Xilinx Vivado. The project includes a register bank, ALU, program counter, ROM-based instruction memory, a clock divider, and a seven-segment output…
VHDL 1
| Back | FazBrowse Home | New Git URL |