| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Download Repo ZIP] [Original HTTPS Page] |
This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details
Logic Gates to build complex multiplexer and ALU
in this project covering FPGA basics, in seven gate such And , Nor , xor gate etc ,VHDL workflow, and Nexys2 board setup. Focuses on writing and synthesizing simple VHDL modules.
Basic Digital Logic Gates using BASIC-52. AND, OR, NOT are primary gates and NOR, NAND, XOR and XNOR are derived gates. Capable of processing 16 bits. So simple NOT of '0' would not result "1". The result will be 16 bit value. User need to truncate other bits and use only the least bit for valid and meaningful result. We can combine all into one.
Xoreen. Encrypt and Decrypt Every File Type Using Xor Gate.
Build a 16-bit picoComputer FPGA CPU with FSM control, instruction execution, and peripheral I/O for VLSI and digital design projects
To associate your repository with the orgate topic, visit your repo's landing page and select "manage topics."
| Back | FazBrowse Home | New Git URL |