| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Download Repo ZIP] [Original HTTPS Page] |
Digital design project for a simple integer multiplier using Booth's multiplication algorithm made through ASM design method
Reusable FPGA development environment for Verilog and Vivado with VS Code integration, automation, and beginner-friendly tooling.
This repository contains my custom finite state machine algorithms and their corresponding testbenches, generated using TerosHDL, for robust validation.
TerosHDL Documentation in Docusaurus
To associate your repository with the teroshdl topic, visit your repo's landing page and select "manage topics."
| Back | FazBrowse Home | New Git URL |