An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Scala 2.4k 919
An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast
Python 93 25
Berkeley's Spatial Array Generator
Scala 1.5k 295
Hammer: Highly Agile Masks Made Effortlessly from RTL
Python 327 80
chisel tutorial exercises and answers
Scala 756 195
A Heterogeneous GPU Platform for AI and Neural Graphics
Scala 68 7
MLIR-in as a compiler stack for ucb-bar
FireMarshal workload for SPEC2017
A submodule of Chipyard https://github.com/ucb-bar/chipyard
Blast your models
exploring systematic npu codesign