tscheipel/tscheipel · GitHub

Repository files navigation

🚀 I'm an Assistant Professor of Reconfigurable Computer Architectures at the Embedded Architectures & Systems Group, Graz University of Technology.
🌟 Specializing in flexible and runtime-reconfigurable FPGA-based microcontroller architectures for embedded systems based on RISC-V.
🔧 Building innovative solutions in research and teaching for dynamic and reconfigurable embedded systems.
📚 Advocating for Open Educational Resources (OER) to make knowledge accessible and foster collaborative learning.
💙💛 RISC-V Advocate