SDR SDRAM controller for FPGA Xilinx and Lattice
Language: Verilog
Project tested with board Alinx AX309 based on Spartan 6 and custom board based on Lattice MachXO2

FSM:

Initialization timing diagram:

Write timing diagram:

Read timing diagram: