| FazBrowse GitHub Viewer | Trending | | Home |
| Tools: [Download Repo ZIP] [Original HTTPS Page] |
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Upduino v2 with the ice40 up5k FPGA demos
Mostly AVR compatible FPGA soft-core
Example UPduino project setup for Linux, macOS and WIndows+WSL for synthesis and simulation
Very essential tool for iCE40 FPGAs SRAM bitstream programming
Various VHDL projects I've worked on for the Upduino v2.0 and v3.0
Fairly simple example of 8-color VGA text generation in SystemVerilog for UPduino FPGA
A collection of projects/tutorials/guides and videos featuring the Upduino v3.x by tinyvision.ai
Evaluating per particle performance of accelerated and non-accelerated particle filtering on embedded hardware.
Example to test all UPduino GPIO outputs
Two simple Upduino projects that blink an RGB LED in various ways.
UPduino 3.x: new 4 layer layout, various other improvements
Desarrollo en Verilog, proyecto de KiCad e informe del Trabajo Práctico N° 2 de 22.13 - Electrónica III. Implementación de calculadora en FPGA.
Add a description, image, and links to the upduino topic page so that developers can more easily learn about it.
To associate your repository with the upduino topic, visit your repo's landing page and select "manage topics."
| Back | FazBrowse Home | New Git URL |