Explore Topics Trending Collections Events GitHub Sponsors

halfadder

Here are 14 public repositories matching this topic...

Language: All Sort: Most stars

mahdizynali / verilog-digital-circuit-codes

simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)

logic verilog fulladder mux multiplexer shift-register halfadder arithmatic shift-left verilog-code shift-right fullsubtractor halfsubtractor

Updated May 14, 2026
Verilog

MohammadNiknam17 / Signed-4BIT-Binary-Multiplier_VHDL-FPGA

Star

These are VHDL codes for a signed 4bit multiplier using 4bit adders. Base on Baugh-Wooley Method.

fpga binary vhdl signed fulladder 4bit multiplier halfadder vhdl-code full-adder baugh-wooley

Updated May 10, 2021
VHDL

hidrogencloride / verilog-halfAdder

Star

Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench.

security design hardware verilog circuit adder testbench half halfadder

Updated Mar 25, 2017
SystemVerilog

MariosAntn / verilog-FullAdder-using-HalfAdder

Star

design digital logic verilog circuit fulladder testbench halfadder combinational

Updated Jun 9, 2020
Coq

busraydinn / VHDL-vivado

Star

Bu repository, Xilinx Vivado kullanarak VHDL ile geliştirdiğim dijital tasarım modüllerini içermektedir.

vhdl vivado uart hdl halfadder vhdl-examples uart-vhdl

Updated Jun 11, 2026
VHDL

abhijitwankhede4141 / half-adder-cadence-project

Star

CMOS Half Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic rcx transient-analysis lvs halfadder drc cmosdesign analoglayout

Updated Mar 15, 2026

shahed22 / Dadda-8-bit

Star

The computational speed of the dadda multiplier can be enhanced by partitioning the partial products. In process to achieve low power we have considered pass transistor for logical implementation.

fpga algorithms rtl verilog fulladder algorithms-implemented multiplier halfadder fpga-programming asic-design rtl-design multipliers

Updated May 27, 2024
Verilog

Peronchichino / MES_2024_VHDL

Star

VHDL homework from FH Technikum Wien Master Embedded Systems course VHDL

decoder vhdl embedded-systems fulladder halfadder

Updated Oct 1, 2024
VHDL

CodiieSB / VHDL-Half_Adder

Star

A half adder is a digital circuit that performs addition of two binary digits, generating the sum bit and the carry bit.

vhdl adder xilinx-vivado halfadder vhdl-examples

Updated Feb 29, 2024
VHDL

bedriyorulmaz / Verilog-VHDL-PROJECT

Star

halfadder

Updated Aug 12, 2022
VHDL

gautamop01 / Digital-Systems-and-Design

Star

Learned as a part of CS210 course

digital vhdl ssd bcd fulladder mux system-programming xor dff halfadder demux clockdivider cs210 xnor dlatch adder-subtractor digitalsystemdesign digitalsystems codeconvertor

Updated Dec 18, 2022
VHDL

JoaoBLeite / LogicCircuit

Star

Some logic circuits for studies and reviews

fulladder logisim gate logic-circuit halfadder latch fullsubtractor halfsubtractor equivalence-gate crescentcounter4bit counterdown4bit

Updated Aug 12, 2021

diyaa26 / 8-bit-Array-Multilpier

Star

An 8-bit array multiplier is a combinational circuit that multiplies two 8-bit binary numbers using a grid of AND gates for partial product generation and full/half adders for their parallel addition. It offers high-speed operation through simultaneous processing, structured in a regular, hardware-efficient layout.

fulladder halfadder combinational-logic